



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/811,995	03/19/2001	Matthew J. Adiletta	10559-320001/P9681 9585 EXAMINER	
20985	7590 07/08/2005			
FISH & RICHARDSON, PC 12390 EL CAMINO REAL			LI, AIMEE J	
	MINO REAL , CA 92130-2081		ART UNIT	PAPER NUMBER
			2183	
			DATE MAILED: 07/08/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Innlication No.					
<u> </u>	Application No.	Applicant(s)				
Office Action Summany	09/811,995	ADILETTA ET AL.				
Office Action Summary	xaminer	Art Unit				
	Aimee J. Li	2183				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on <u>21 April 2005</u> .						
2a) ☑ This action is FINAL . 2b) ☐ This action is non-final.						
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
4) ☐ Claim(s) 17-29 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 17-29 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.		·				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 06 December 2004. S. Patent and Trademark Office	Paper No(s)/Mail Dat 5) Notice of Informal Pa 6) Other:	e				

Application/Control Number: 09/811,995 Page 2

Art Unit: 2183

DETAILED ACTION

1. Claims 17-29 have been considered. Claims 17 and 24 are amended as per Applicant's request.

Papers Submitted

2. It is hereby acknowledged that the following papers have been received and placed of record in the file: eIDSs (4) as filed on 06 December 2004.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 17-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vincent P. Heuring and Harry F. Jordan's Computer Systems Design and Architecture ©1997 (herein referred to as Heuring) in view of David K. Probst's "Programming, Compiling and Executing Partially-Ordered Instruction Streams on Scalable Shared-Memory Multiprocessors" from Proceedings of the Twenty-Seventh Annual Hawaii International Conference on System Sciences, 1994 ©1994 IEEE (herein referred to as Probst).
- 5. Referring to claim 17, Heuring has taught a hardware-based processor comprising:
 - a. Each microengine comprising
 - i. A context event arbiter (Heuring pages 144-145; Figure 4.1; 166-167; and Figure 4.11),

Art Unit: 2183

- ii. A controller (Heuring pages 144-145; Figure 4.1; 166-167; and Figure 4.11),
- iii. A control store (Heuring pages 144-145; Figure 4.1; 153-154; Figure 4.5; 166-167; and Figure 4.11),
- iv. Local read and write transfer registers (Heuring pages 144-145; Figure 4.1; 154-156; and Figure 4.6),
- v. Local general purpose registers (Heuring pages 144-145; Figure 4.1; Figure 4.3; 153; and Figure 4.4), and
- vi. An arithmetic logic unit (ALU) (Heuring pages 144-145; Figure 4.1; Figure 4.3; 157; and Figure 4.7),
- b. Each microengine supporting instructions that perform
 - i. An ALU operation on one or two operands (Heuring pages 157-161),
 - ii. Deposit a result in a destination register (Heuring pages 157-161) and
 - iii. Update ALU condition codes according to the result (Heuring pages 38-39 and 286), and
 - iv. A local register instruction that loads one or more bytes within a local register with a shifted value of another operand (Heuring pages 159-161 and Figure 4.8).
- 6. Heuring has not taught a multithreaded processor comprising a plurality of microengines. Probst has taught a multithreaded processor comprising a plurality of microengines (Probst page 585, section 2). A person of ordinary skill in the art at the time the invention was made, and as taught by Probst, would have recognized that a multithreaded processor tolerates latencies and

Art Unit: 2183

increases processor utilization (Probst page 585, section 2, paragraph 1). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multithreaded processor of Probst in the device of Heuring to improve processor utilization.

Page 4

- 7. Referring to claim 18, Heuring has taught wherein the destination register is an absolute transfer register (Heuring pages 69-71, Table 2.8).
- 8. Referring to claim 19, Heuring has taught wherein the destination register is a context-relative transfer register (Heuring pages 69-71, Table 2.8).
- 9. Referring to claim 20, Heuring has taught wherein the destination register is a general-purpose register (Heuring pages 157-161).
- 10. Referring to claim 21, Heuring has taught wherein the local register instruction comprises the destination register (Heuring pages 157-161).
- 11. Referring to claim 25, Heuring has taught wherein the local register instruction comprises a context relative source register (Heuring pages 69-71, Table 2.8).
- 12. Referring to claim 26, Heuring has taught an apparatus comprising:
 - a. In a hardware-based processor, each microengine comprising
 - i. A context event arbiter (Heuring pages 144-145; Figure 4.1; 166-167; and Figure 4.11),
 - ii. A controller (Heuring pages 144-145; Figure 4.1; 166-167; and Figure 4.11),
 - iii. A control store (Heuring pages 144-145; Figure 4.1; 153-154; Figure 4.5; 166-167; and Figure 4.11),

Art Unit: 2183

- iv. Local read and write transfer registers (Heuring pages 144-145; Figure 4.1; 154-156; and Figure 4.6),
- v. Local general purpose registers (Heuring pages 144-145; Figure 4.1; Figure 4.3; 153; and Figure 4.4), and
- vi. An arithmetic logic unit (ALU) (Heuring pages 144-145; Figure 4.1; Figure 4.3; 157; and Figure 4.7),
- b. Each microengine including a command that causes the ALU to load one or more bytes within a destination register of a selected microengine with a shifted value of another one or more bytes of a source register (Heuring pages 159-161 and Figure 4.8),
- Heuring has not taught a multithreaded processor comprising a plurality of microengines. Probst has taught a multithreaded processor comprising a plurality of microengines (Probst page 585, section 2). A person of ordinary skill in the art at the time the invention was made, and as taught by Probst, would have recognized that a multithreaded processor tolerates latencies and increases processor utilization (Probst page 585, section 2, paragraph 1). Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate the multithreaded processor of Probst in the device of Heuring to improve processor utilization.
- 14. Claims 22-24 and 27-29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Vincent P. Heuring and Harry F. Jordan's Computer Systems Design and Architecture ©1997 (herein referred to as Heuring) in view of David K. Probst's "Programming, Compiling and Executing Partially-Ordered Instruction Streams on Scalable Shared-Memory Multiprocessors"

Application/Control Number: 09/811,995 Page 6

Art Unit: 2183

from <u>Proceedings of the Twenty-Seventh Annual Hawaii International Conference on System Sciences</u>, 1994 ©1994 IEEE (herein referred to as Probst), as applied to claims 17 and 26 above, in view of *Intel IA-64 Application Developer's Architecture Guide* (herein referred to as Intel).

- 15. Regarding to claims 22-24 and 27-29, Heuring in view of Probst have not taught
 - a. Wherein the local register instruction comprises a field representing a mask that specifies which byte or bytes are affected (Applicant's claim 22);
 - b. Wherein the mask is 4-bits (Applicant's claim 23);
 - c. Wherein the mask comprises a set bit indicating a corresponding byte in the local register to be loaded (Applicant's claim 24);
 - d. Wherein the command comprises a field representing a mask that specifies which byte or bytes are affected (Applicant's claim 27);
 - e. Wherein the mask is 4-bits (Applicant's claim 28); and
 - f. Wherein the mask comprises a set bit indicating a corresponding byte in the source register to be loaded (Applicant's claim 29).

16. Intel has taught

- a. Wherein the local register instruction comprises a field representing a mask that specifies which byte or bytes are affected (Applicant's claim 22) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21);
- b. Wherein the mask is 4-bits (Applicant's claim 23) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21);

Art Unit: 2183

- c. Wherein the mask comprises a set bit indicating a corresponding byte in the local register to be loaded (Applicant's claim 24) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21);
- d. Wherein the command comprises a field representing a mask that specifies which byte or bytes are affected (Applicant's claim 27) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21);
- e. Wherein the mask is 4-bits (Applicant's claim 28) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21); and
- f. Wherein the mask comprises a set bit indicating a corresponding byte in the source register to be loaded (Applicant's claim 29) (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21).
- 17. Intel has taught a "mix1" instruction, which based on a bit mask selects certain bytes of data held in a first source to be loaded into a destination register, and the remaining bytes specified by the mask to be loaded from data held in a second source (Intel Sec. 4.6.3 of p.4-31, p.7-116 7-118 and p.C-21). Here, the bit mask is the opcode and the extension fields, which modify the opcode in order to determine which sources, and which bytes within the sources, are selected to be loaded. One of ordinary skill in the art would have recognized that having multimedia instructions expands the functionality of a processor in a desirable way as well as improve performance (Intel Sec. 2.3 of p.2-2 and Sec. 4.6 of p.4-29). Therefore, one of ordinary skill in the art would have found it obvious to modify the shift instruction of Heuring to include the mask traits of Intel's mix1 instruction so that the functionality of the processor can be expanded in a useful and efficient manner and performance can be increased.

Art Unit: 2183

Response to Arguments

Page 8

18. Applicant's arguments with respect to claims 17-29 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

- 19. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).
- 20. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.
- Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aimee J. Li whose telephone number is (571) 272-4169. The examiner can normally be reached on M-T 7:30am-5:00pm.
- 22. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2183

Page 9

23. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL Aimee J. Li 30 June 2005

EDDIE CHAN SORY PATENT EXAMINER NOI OGY CENTER 2100